Abstract-The Active Front-End (AFE) converter topology is generated by modifying a conventional back-to-back converter, from using a single VSC to use pVCS connected in parallel. The AFE configuration improves the capability, efficiency and reliability of energy conversion devices connected to the power system. In this paper, a novel technique to reduce the total harmonic distortion (THD) in an AFE converter topology is proposed and analyzed. The THD reduction is achieved by applying a phase shift angle in the SPWM switching signals of each AFE converter VSC. To verify the functionality and robustness of the proposed methodology, the power system simulation in Matlab-Simulink is analyzed for a type-4 wind turbine converter with total power output of 9MW. The obtained simulation results show a THD reduction up to 2.5 for AFE connected to the power network.
I. INTRODUCTION
Back-to-back converters play a significant role in modern wind energy systems (WES), since nowadays these are used in wind turbines, as type-3 that constitutes the majority of the commercial applications of variable speed; and type-4 that makes use of back-to-back to condition and inject the wind power to the AC grid. The back-to-back converter in a type-4 WT decouples the power network dynamics from the generator; this is advantageous in terms of grid fault ridethrough capabilities [1] [2] [3] .
However, the type-4 wind turbine implementation results in higher cost than type-3 WTs since in each turbine the backto-back converter must be full-scale and transfer electric power, up to 10MW [4] . In addition, full-scale back-to-back injects a higher Total Harmonic Distortion (THD) into the AC grid (due of the magnified size of the back-to-back converter) [5] . Notwithstanding, by modifying the VSCs structure of a conventional back-to-back configuration and with the connection of pVSCs in parallel, it is possible to provide a viable and efficient solution to improve the power transfer capacity and reliability in the power systems quality, at a low cost. This topology modification is called Active Front-End (AFE) converter [6] [7] . Some examples of AFE converter topology can be found in open literature. In [8] , the connection of Front-End converters in parallel is used to generate a power factor of ≈1 at the WES; however, the paper only analyzes the passive VSC in rectifier mode (that is, the three-phase VSC topology is composed by 6 diodes). Additionally, the work in [8] omits the THD current analysis, which, by having a passive VSC, oscillates around 79% [9] . This THD is much higher than the one reported in this research. In [10] the authors present analytically and experimentally the control method for the current balance in an AFE power converter of 600kVA, however, the authors make the AFE converter analysis connecting only two VSCs in parallel, generating: a THD of 4.32% (this is higher than in our research work with THD of 2.2%).
Based on the above, in this article the modeling and analysis of an AFE converter topology is presented. The AFE converter is formed by three VSCs connected in parallel at both ends of the back-to-back converter and this is used for the THD reduction in power systems. To verify the functionality and robustness of the proposed methodology, a MatlabSimulink simulation is carried out for a 9MVA converter system.
II. TOPOLOGY OF THE ACTIVE FRONT-END CONVERTER
The structure of the AFE converter is composed by two VSCs, where, in the rectifier side, a VSC provides power conversion from medium AC voltage to DC voltage levels, and in the inverter side, a VSC generates the AC voltages, from the DC bus, required by the grid [11] . The AFE converter topology is a modification of the conventional back-to-back converter where instead of a single VSC, several VSCs are connected in parallel, as shown in Figure 1 . This topology has the advantage of: minimized size of each VSC unit, which manages a portion of the total nominal power; a reduced ripple on the injected current, which improves the voltages quality at the Point of Common Coupling (PCC), an increased equivalent switching frequency, generating a smaller passive filters on AC-side and the reduction of switching losses brings a lower THD [12] . 
h, j can be analyzed through the timedomain relationship of the VSC AC-side in the rectifier/inverter given by [13] :
where h is the VSC three-phase vector (a,b,c) in rectifier mode, r represents the corresponding elements to the VSC in rectifier mode, j is the VSC three-phase vector (a,b,c) in inverter mode and I represents the corresponding elements to the VSC in inverter mode.
The Equation (1) is represented using the dq reference frame control by equivalent equations based on the Clarke and Park transformation. Then, the dq model derived of the VSC AC-side (1), can be described as:
The voltages generated by the VSC AC-side are:
where V DC is the DC-link voltage, g is the dq reference frame components vector of the VSC in rectifier mode and k is the dq reference frame components vector in inverter mode. The presence of ω 0 L PCC in (2a) and (2b) indicates the
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are two additional control inputs.
By substituting (4a) and (4b) into (2a) and (2b), respectively, a first order lineal system is obtained. Equation (5) describes the VSC AC-side converter plant.
Equation (5) is represented in the time domain; its representation in the frequency domain is shown in (6); which describe two decoupled, first-order, linear systems, representing the active and reactive power in the VSC ACside, these are controlled through U (s)
Rewriting equation (6), the transfer function representing the VSC plant in rectifier/inverter mode is given, by
With the purpose of tracking the DC reference commands in the loop, the proportional-integral (PI) compensators are used to obtain:
gref ,kref
where kp and ki are the proportional and integral gains, respectively.
The feedback loops ι s
g ,k is:
The plant pole of (9) is s
g ,k , which is close to the origin. As a consequence, the magnitude and the phase of the loop gain start to drop from a relatively low frequency. In this context, the selection of a new pole through the PI compensator can avoid this behavior. To do this, the plant pole is eliminated by a zero of the PI compensator, being
The relation between the plant pole and the zero of the PI can be obtained as:
g ,k (10) where the subscript τ is the time taken by the closed loop of the first order transfer function to act.
Based on (9) the kp and ki are control gains can be defined as:
g ,k (12) Finally, the designer can selected τ in the range from 5ms -0.5ms based on the final applications.
B. Time-domain relationship of the AFE converter DC-side
With the VSC operating in inverter mode the DC-link control is developed. The time-domain relationship of the DClink of the AFE converter is given by:
The sum of currents entering to the capacitor is:
The functionality of the AFE converter requires that [14] :
By assuming a frequency commutation, f com , ten times higher than the line frequency, f line , that is, f com > 10 f line .
C. System parameters design
To determine the values of the R PCCr,I and L PCCr,I elements, the system base parameters are obtained, i.e. the system base current is obtained as:
where P PCCr,I is the power, v PCCr,I is the voltage and i r,I is the current, at the corresponding PCC where each VSC is connected .
The system base impedance is Z r,I = v PCCr,I / i PCCr,I ; the value of L PCCr,I is selected to be 0.15pu of the system base impedance, that is: Z PCCr,I = 0.15 Z r,I ( ) ; therefore, L PCCr,I is L PCCr,I = Z PCCr,I / ω 0 ; where ω 0 is the system nominal frequency. The R PCCr,I value varies according to the application, in a range from 0.1Ω to 0.5Ω. The values of the inductance and resistance are used to obtain the system feedback gains, as shown in (11) and (12) .
IV. DESCRIPTION OF THE SPWM TECHNIQUE APPLIED IN THE THD REDUCTION
The THD reduction is achieved by modifying the SPWM switching signals in each VSC. The above is carried out by a phase shift angle in each the carrier signals of each VSC; the modulating signal angle is not changed. Finally, the output signals (voltage or current) of each VSC are added. The nharmonics content is given by the Fourier series expansion, i.e.,
where C The magnitude of each harmonic is calculated by,
In this paper, the AFE converter is built with three VSC in parallel. A total phase shift angle analysis at different values is performed, determining the correct phase shift angle between the carrier signals; using this angle in the SPWM generation, it is possible generates the lower THD at the system. The analysis is shown in detail in Table 1 . Through Table 1 , it is observed that the THD is lower when an angle of 3π/2 divides the number of VSCs placed in parallel, i.e.:
where p is the number of VSC connected in parallel and θ p is the carrier signal switching angle of each VSC.
To calculate the THD in the AFE converter, the individually equivalent circuit of each three-phase VSC is analyzed. Three-phase VSC is represented by, Using Kirchhoff's current law (KCL), the currents flowing towards node must be equal to the currents leaving the node, i.e.,
Replacing equation (22) in (21) gives line-to-line current, i.e. 
where v PCCr,I represents the PCC voltage, v r,It is the VSC ACside output voltage and Z r,I the AC-side filter.
The v r,It value depends on their signal modulation. The modulated and carrier signals implement the SPWM technique; these have modulation frequencies of 60Hz (ω 0 ) and 2000Hz (fω), respectively. The carrier signal is composed by an up-slope and a down-slope, calculated as,
where C 1,2p is the composed carrier signal, θ p is phase shift angle of each VSC, fω is switching frequency of the carrier signal, t 1 is the time for the up-slope, t 2 is the time for the down-slope.
Time t 1 for up-slope is
Time t 2 for down-slope is:
Modulated signals in each VSC are described by the carrier signal time, that is:
where h,j are the VSC three-phase vectors in rectifier and inverter mode, respectively, and ϕ is the corresponding angle of each phase in the modulated signal.
The comparison between modulated and carrier signals defines the SPWM signal, its representation is:
Multiplying the SPWM signal and DC voltage amplitude generates the VSCs output voltage for each phase value, i.e, 
The PCC voltage v PCCr,I h, j is,
where VG is AC grid amplitude and φ is the corresponding angle of each phase in the three-phase grid.
The output current in each VSC is calculated as,
where Z r,I represents the AC-side filter impedance.
The harmonic content spectrum to obtain the THD is required. By using (18), (19) and (32) the spectrum is calculated as,
For the harmonic content of the output current signal, the magnitude of the individual harmonics is calculated for each VSC and added, i.e. 
where p is the number of VSCs placed in parallel and n is the number of harmonics.
The THD in the VSC output current is, Figure 1 shows the simulated AFE converter. It contains two infinite buses (considered as an ideal voltage source), one to supply the VSC in rectifier mode and the other to supply the VSC in inverter mode. The VSCs are connected to the infinite buses through a AC-side filter impedance, which are formed by three VSCs connected in parallel and each one is designed at power and voltage of 3MVA and 2.5kV, respectively; generating a maximum power transfer of 9MVA. To verify the correct power system operation, the DC-link voltage of Figure 2 is generated at 5kV. The VSC in inverter mode injects the needed active power to keep the DC-link constant at 5kV. Figure 3a shows an exchange of reactive power, from injecting a power of 6MVAR to absorbing a power of 6MVAR; this capacity is generated by the VSC in rectifier mode. Figure 3b shows an exchange of active power, generating a power of 7.5MVA; this capacity is generated by the VSC in inverter mode.
The Figure 4 shows the voltage (Figure 4a ) and current (Figure 4b ) present at the PCCI when the corresponding phase shift in the carriers of each VSC connected in parallel is performed, according to Equation (20). Figure 5a shows the current THD at the PCCI without any phase shift between carriers of each VSC of the AFE converter, which corresponds to 6.8%. It can be seen that when the corresponding phase shift is performed in the carriers, the current THD is reduced to 2.7%, as shown in Figure 5b . The Figure shows the harmonics magnitude reduction or even their elimination, once the phase shift between carriers is made. The THD was reduced approximately 2.5 times.
CONCLUSIONS
In this paper has been analyzed the AFE converter topology, whose its modification starts from use a single VSC to use pVCS connected in parallel. This topology has been used for effective THD reduction, through the variation in the SPWM technique applied to each VSC and a phase shift in each carrier signal angle of each VSC, while the keeping constant the modulating signal angle. Finally, the current output signals of each VSC have been added to obtain the nharmonics content. By Fourier series expansion a current THD reduction up to 2.5 times was achieved by using the AFE converter topology in the power network.
